Abstract-This paper investigates on-wafer characterization of SiGe HBTs up to 500 GHz. Test structures for on-wafer thru-reflect-line (TRL) calibration have been designed and are presented. The TRL calibration method with silicon standards has first been benchmarked through electromagnetic simulation. Passive and active components are then characterized up to 500 GHz. The slight discontinuities between the frequency bands are explored. A specific focus was placed on incorrect horizontal probe positioning as well as on probe deformation, resulting in a better assessment of possible measurement errors.
I. INTRODUCTION
S UB-THz system development based on very advanced silicon transistors and especially silicon germanium bipolar-CMOS (BiCMOS) technology opens new applications for medical imaging, security, and also automotive applications-like anticollision radar [1] - [3] . The circuit design in this frequency range is very challenging and requires accurate model cards for active and passive devices. To this aim, precise characterization and modeling of the devices in the sub-THz frequency range is compulsory to optimize the circuit performance and to minimize the number of design to fabrication loops [4] . While very high-frequency on-wafer measurement of III-V-based devices and circuits have frequently been published [5] - [8] , and reported up to 750 GHz [9] , [10] , the characterization of transistors above 110 GHz on Si-wafers remains challenging [11] . Only very few demonstrations of transistor measurements at higher frequencies have been performed on silicon substrate [12] . Voinigescu et al. [13] have demonstrated measurement up to 325 GHz of an advanced SiGe heterojunction bipolar transistor (HBT) showing results of S 21 and H 21 parameters as well as of the maximum available gain MAG. Calibration has been carried out with impedance standard substrate (ISS), and the calibration methods used were line-reflect-reflectmatch (LRRM) and thru-reflect-line (TRL). Deng et al. [14] have presented an exhaustive set of S-parameter measurements up to 325 GHz on HBTs from an advanced 55-nm BiCMOS technology using a similar approach as [13] for calibration (LRRM on ISS). Finally, Williams et al. [15] have presented measurement results from an silicon on insulator (SOI) technology, where passive elements have been characterized up to 500 GHz, while the transistor measurement was performed up to 110 GHz. On-wafer TRL (and multiline TRL) calibration was applied. Again Galatro et al. [16] have designed an on-wafer calibration kit dedicated to transistor characterization. Measurement results are shown from 220 to 325 GHz. The main issue related to off-wafer calibration with the ISS calibration kit concerns discontinuities that are often observed from one frequency band to another frequency band. These discontinuities are attributed to spurious wave modes propagating into the substrate [7] , to crosstalk [17] , and to different measurement environments: calibration is performed on ISS calibration kit and the measurements are performed on Si substrate. For example, in [9] and [11] , different calibrations have been realized showing the limitations of calibrations on ISS compared to the on-wafer TRL. In [15] , the TRL has been claimed as the calibration of reference for on-wafer measurements at microwave frequencies.
On the other hand, the difficulties related to on-silicon wafer calibration are: the less ideal characterization environment for on-wafer measurement in terms of: 1) substrate loss; 2) backend-of-line (BEOL) complexity; and 3) probe contact quality. For example, Williams et al. [15] have reported the difficulty to perform repeatable measurements on aluminum pads that are commonly used in silicon technologies and lower quality of microstrip lines on SOI substrate compared to microstrip lines using a benzocyclobutene (BCB) dielectric, when measuring S-parameters in the sub-THz frequency range. In addition, discontinuities on measured S-parameters between different frequency bands (1-110, 220-325, and 325-500 GHz) are often observed [18] . But very broad frequency range measurements over different frequency bands are mandatory for device modeling, model accuracy, and validity assessment. Schematic view of the BEOL of Infineon's B11HFC process [19] , [20] .
The aim of this paper is: 1) to present the design of an on-Si wafer calibration kit; 2) to reveal a methodology to characterize passive devices and HBTs up to 500 GHz from a silicon BiCMOS technology; and 3) to investigate different origins for the frequency band discontinuities.
The remainder of this paper is organized as follows. Section II is dedicated to the analysis of the measurement results. To this aim, the test structures are exhibited, the electromagnetic (EM) simulation-based methodology is presented, and a thorough analysis of test structure measurements is performed by comparison to EM simulation using the same calibration technique. In Section III, measurement results are assessed versus simulation by evaluating the variation in probe tip planarity, positioning, probe overdrive, and the impact of probe deformation. Conclusions are then drawn in Section IV.
II. CHARACTERIZATION RESULTS OF PASSIVE ELEMENTS AND SiGe HBT
To cover the frequency range from 1 to 500 GHz, four measurement benches were used: an E8361A vector network analyzer (VNA) from agilent working up to 110 GHz using frequency extenders (N5260-60003) above 67 GHz. Furthermore for the other frequency bands 220-330 (WR-3) and 325-500 GHz (WR-2), measurements were carried out with a four port Rohde & Schwarz ZVA24 VNA, coupled with Rohde & Schwarz VNA frequency extenders (ZC330 and ZC500, respectively). Despite the fact that we have the equipment to measure between 140 and 220 GHz, it was not possible to carry out the measurements. In fact, the geometry of the probe at port 2 is not compatible with the pad layout. The frequency extenders are installed on a SIGNATONE on-wafer probe station. The GSG probes used in this paper are picoprobe from GGB with a pitch of 50 μm in each frequency band. The signal power level is set to less than −32 dBm in the four bands for the measurement of active and passive elements. For all the frequency bands, raw on-wafer measurements have been carried out on dedicated test structures and the data have been processed by our in-house TRL calibration tool. A detailed description of the test structures is given in Section II-A.
A. Description of Test Structures
The test structures have been designed in a 130-nm BiCMOS technology from Infineon featuring six levels of Cu metals (see Fig. 1 ). The last level of Cu metal used for the design of the microstrip line is 2.8 μm thick. The ground plane is made stacking metal level 1 up to metal level 4 and the dielectric thickness between ground plane and the line is about 4 μm. Pads have been designed for 50-μm probe pitch. The reference plane is positioned after the pad and a piece of line of 4 μm (see Fig. 2 ). Concerning the TRL calibration, the through and the line standards have a length of 50, 160, and 560 μm (see Fig. 2 on the top left and in the middle). The 560-μm line is used for the measurement between 13 and 120 GHz, while the 160-μm-long line is used from 70 to 560 GHz. A pad open was used as the reflect. The pad open is composed by the pad including the 4-μm line only (see Fig. 2 on the top right). Finally, a load was employed to extract the characteristic impedance using the methodology described in [21] .
Doing so, we could take into account the characteristic impedance of the transmission lines and transform the reference impedance of the TRL calibration to 50 . A SiGe HBT has also been embedded in the set of test structures. For de-embedding purposes dedicated transistor open and transistor short have been designed. The transistor-open test structure is identical to the transistor test structure except that the transistor itself has been removed: the BEOL contribution of both structures is identical down to M1. The same holds for the transistor short. The transistor is removed and all the connections are shortened on M1. In addition, we introduced a meander-type line as passive test structure for comparison purposes of measurements versus EM simulation [22] .
B. Investigation of On-Wafer TRL Calibration by EM Simulation
The test structures described above have been investigated by 3-D-EM simulation. We employed the following EM simulation strategy.
1) Simulating all the intrinsic structures at the reference plane just after the pads (including the 4-μm line): an example of the intrinsic transistor-open structure is shown in Fig. 3 (b), whereas the intrinsic meander line is highlighted in Fig. 3 (c).
2) The TRL structures, the load structure, as well as the transistor open and meander line are simulated, setting the ports at the CPW probe level as described in Fig. 3 (a). From these data, we benchmark the TRL on-Si-wafer calibration for very high frequency using the following methodology. We apply the TRL calibration with the simulation test structures results including the probes and move the reference plane after the pads where the intrinsic part of the test structure begins. Then, we compare the TRL calibrated simulation results with the first set of the simulation results corresponding to the intrinsic test structure only. Comparing the intrinsic test structure simulation results to the simulation results where the complete test structure has been simulated and the influence of probes and pads have been corrected through TRL calibration, we can recognize a high level of accuracy of the on-wafer TRL calibration at least up to 200 GHz. From 200 to 500 GHz, a small difference with respect to the intrinsic simulation results can be recognized. This may be due to coupling and crosstalk.
C. Measurements of Passive Devices and Comparison to EM Simulation
In this part, calibrated measurement results and calibrated EM simulation results are compared using the same A good matching between simulation results and measurement results is observed despite the complexity of the BEOL. We can observe in the frequency band between 70 and 110 GHz a resonance-like behavior for S 11 (decrease/increase) that appears in the measurement of the transistor open [see Fig. 5(a) ]. This artifact does not appear when investigating the test structure as a standalone structure by EM simulation. As suggested in [23] , we introduced adjacent structures corresponding to the layout in the EM simulator as depicted in Fig. 3(a) . For example, the pad open has a pad short on its left, a pad load on its right, an open below, and an integrated tuner above.
Performing simulations including the adjacent structures, we are observing a decrease of S 11 starting at 140 GHz and an increase at 220 GHz [see Fig. 5(a) ]. This decrease/increase of S 11 is shifted in magnitude and frequency compared to the measurement. This difference is due to the simplified probe model that we used for EM simulation.
Also, concerning the meander line structure in higher frequency range above 350 GHz [see we can observe when comparing simulation including adjacent structures versus measurements that the magnitude of the transmission S 21 parameter does not show a monotonous decrease as predicted by the simulation of the standalone structure. Including the adjacent structures, the tendency of the measurement results is correctly reproduced but shifted Fig. 6 . Unilateral gain and current gain H 21 of a 2 * CBEBC SiGe HBT of (0.22 × 1 μm 2 ) drawn emitter window size from Infineon for a different V BE ranging from 0.7 to 0.94 V with 60-mV step and V CB = 0 V, using an on-wafer TRL calibration with impedance correction, plus move of the reference plane above vias at M6 (see Fig. 2 ).
in frequency range. Despite these imperfections, a quite good continuity in different frequency bands is obtained up to 500 GHz for both, the reflection coefficients of the open as well as for the transmission coefficient of the meander line.
D. Characterization of SiGe HBTs Up To 500 GHz
The on-wafer TRL calibration procedure described above has been used to measure a SiGe HBT from Infineon's B11HFC technology with a drawn emitter size of 0.22×1 μm 2 with a 2 * CBEBC configuration [19] . Moreover, since the reference plane after calibration is behind the pads, we shifted this reference plane using the TRL (phase shifting) to remove the M6 access line contribution (see Fig. 2 ) and set the reference plane in front of the M1-M6 via-hole stack. Doing so, we avoid the de-embedding steps. (The via-hole stack is considered as a part of the transistor.) Yau et al. [24] showed that de-embedding is only valid up 170 GHz; Derrier et al. [11] reported the validation range to be limited up to 60 GHz. In fact, the validity depends on test-structure layout and on the applied de-embedding procedure itself. The M1-M6 via-hole stack is considered to be part of the transistor. The magnitude of the current gain H 21 and the magnitude of the unilateral gain are shown in Fig. 6 for different bias conditions: V BE varies from 0.7 to 0.94 V by a 60-mV step and V CB is set to 0 V.
The magnitude and phase of the four S-parameters are then shown in Fig. 7 for the same operation points. A decent continuity of the S-parameters between different frequency bands can be observed on both the gain and phase except for the phase of S 22 . The origin of the measurement discontinuities between different frequency bands is explored in Section III. S-parameter measurements of a 2 * CBEBC SiGe HBT of (0.22 × 1 μm 2 ) drawn emitter size from Infineon for a different V BE ranging from 0.7 to 0.94 V with 60-mV step and V CB = 0 V, using an on-wafer TRL calibration with impedance correction and move of the reference plane above vias at M6 (see Fig. 2 ), magnitude and phase.
In fact, changing the frequency range involves a change of the measurement environment including the usage of different probes, but reuse of the same test structure on the wafer.
III. RESULT ANALYSIS AND MEASUREMENT UNCERTAINTIES

A. CPW Probe Planarity and Impact on TRL Calibration
The planarity control is a major adjustment step and must be carried out before starting the probe positioning. The planarity adjustment is achieved by observing the footprint of the probe tips on a test structure with the microscope. Identical footprints for the ground-signal-ground tips indicated perfect planarity. We need no specific tools to monitor the angle of the probe head. For further investigation, an EM simulation study has been performed to evaluate the impact of this probe rotation.
We compared two cases: 1) perfect planarity and 2) one of the ground tips is not anymore in contact with the ground pad, position called "TILT 1." Then for each configuration, a complete set of simulations has been done: the TRL structures such as TRL and the transistor open have been simulated. Fig. 8 highlights the probe position in "tilt 1" configuration. Please note that in the EM simulation study, the probe is considered as fully rigid while in the experimental case the CPW probe keeps the mechanical contact up to larger tilt angle thanks to the flexibility of the probe.
In each tilt probe position, a TRL calibration is applied and the capacitance of the transistor open is extracted for port 2 (see Fig. 9 ). When losing the contact for position "tilt 1," resonances appear especially around 120 GHz and the results become inaccurate.
B. Probe Tip Positioning: Geometrical Analysis
For the measurements, a manual probe station was used to contact the probe tips to the pads of the test structures. Doing so, inaccuracies in the probes' positioning may occur due to the mechanical precision of the equipment and to the dexterity of the user. The 3-D images using an optical interferometer have been taken of the pads (TRL, transistor, open) after one probe contact showing the footprint of the probes (see Fig. 10 ). These images highlight some discrepancies in the probe contact positioning in term of x, y and also in term of pressure (z) from test structure to test structure. A cross section in the middle of the signal pad from one signal pad to the other one has been carried out on each contacted test structure (see Fig. 11 ). We can recognize a difference in x positioning of ±3 μm for the port 1 and of ±4 μm on port 2. Moreover, we can identify a slight difference of depth for each contact which is about ±0.5 μm. The origin is a difference in pressure or overdrive when manually contacting each pad. This pressure can slightly modify the symmetry of the GSG probe head fingers and eventually the electrical properties such as the characteristic impedance. The latter is of particular concern for CPW probe types.
To get a clear picture of the issues concerning probe positioning in the x-, y-, z-directions, S-parameter measurement results are analyzed and compared to EM simulation, as will be shown in Section III-C.
C. Probe Tip Positioning: Electrical Analysis
In the ideal case, calibration standards, test structures, and devices have all the same distance between port one and two avoiding the movement of the probe heads when measuring different components. But when using the TRL calibration method, the measurement of the Line standard involves an increase of the probe to probe distance. This modification is usually performed manually and can entail some inexactness in the probe positioning on the pad. Hence, in this part, we are investigating a voluntary wrong positioning in the x-direction on the pad of the line standard during a TRL calibration: a raw measurement of the line in the frequency band (325-500 GHz) is performed for two different positions of the probes, called line contact 1 and line contact 2. We estimated the difference between the two positions of the probe to be about 17 μm thanks to the above-described 3-D images obtained with an optical interferometer (see Fig. 10 ). The trace of the two different contacts can be observed in Fig. 10(f) . A raw measurement of each test structure is also carried out (thru, reflect, transistor, transistor open, and meander line). Two sets of TRL error terms have been calculated using for set 1: through, reflect, load, and line contact 1, for set 2: through, reflect, load, and line contact 2. Finally, we performed the calibration of the meander line, the transistor open, and the transistor measurements with the two calibration sets and compared the results. In order to strengthen the results, we applied the same methodology through the EM simulation. Doing so, we get rid of the contact problem that may occur in real measurements. Fig. 12(a) shows the capacitance of the transistor open for the two calibration sets in the 325-500-GHz frequency band. The inaccuracy in probe positioning introduces an error of 0.4 fF for this capacitance, which is about 3%. The EM simulation results reveal a similar trend. The same procedure is applied to the meander line. In Fig. 12(b) , we can recognize a phase shift of about 3°in the measurement and 4°in the simulation at 500 GHz.
Finally, we employed the two calibration sets on the SiGe HBT measurements. The transistor is biased close to peak f T with V BE = 0.9 V and V BC = 0 V; magnitude and phase of the S-parameters are presented in Fig. 13 . We can observe a slight difference in magnitude and phase that is more pronounced for the magnitude of S 22 parameter as well as for the phase of S 11 and S 22 parameters close to 500 GHz.
From Fig. 13 , we can say that the detected variation in magnitude and phase due to inaccurate positioning is not substantial if we consider the large positioning error introduced (17 μm) and cannot completely explain the discontinuities observed in Fig. 7 , but can only be part of the explanation.
D. CPW Probe Deformation, Probe Characteristic Impedance, and Impact on TRL Calibration
CPW probes are particularly suited for very high-frequency measurement due to their low insertion loss. Also, measuring up to 500 GHz implies using a small pitch distance for the probes (50 μm) which makes probe tips less rigid compared to the 100-μm pitch ones (for CPW probe type). When broadband measurements are required (e.g., 1-500 GHz), the measurement must be performed for each single frequency band 1-110 GHz, WR5, WR3, and WR2, on the same test structures and each frequency range has its own probe tips. This procedure entails that different probe tips have to be landed on the same pad several times, deteriorating the pad surface at each contact. Moreover, the mechanical pressure is not perfectly controlled when a manual prober is employed and the applied force on the probe can introduce deformation of the probe tip geometry, in particular when pads are recontacted several times. This deformation may engender an alteration of the probe geometry and especially the variation of the gap between the central conductor and the ground involves a modification of the characteristic impedance. Fig. 14 shows an unaltered probe tip before the contact [ Fig. 14(a) ] and an altered one after the contact [ Fig. 14(b) ]. It clearly highlights a deformation of the probe tip when contacting a pad of a test structure that has already been contacted before. It should be mentioned at this point that this deformation is reversible: the center finger moves back to its original position when lifting off the contacts. In order to quantify the impact on measurement accuracy caused by a probe deformation, an EM simulation reproducing this principle of probe deformation is carried out. Hence, a set of test structures including the probe tip and its deformation are simulated. From the simulated through, reflect, line, and load results, a TRL calibration is performed. The obtained error terms are used to calculate the intrinsic device characteristics of the transistor-open test structure. The procedure is repeated by introducing a deformation of the probe tip as described above when simulating the transistor open. We assume a rotation around the vertical axes [see Fig. 14(c) ] of the signal tip which deviates horizontally of 3 and 6 μm at contact of the signal tip. The results are presented in Fig. 15 . The simulation shows that the impact of probe tip deformation introduces a large discrepancy appears on the whole frequency band.
E. Analysis of the Results
In order to illustrate the effect of imprecise probe positioning and its associated deformation, we have arbitrarily combined some EM simulation data that include these faults doing the TRL calibration and applying the resulting error terms for the calculation of the intrinsic device characteristics of the transistor-open test structure. In the first frequency band (1-110 GHz), we assume a wrong positioning of the probe of −15 μm for the line standard. On the second frequency band (WR-5: 140-220 GHz), we consider again a wrong positioning of the probe of +5 μm for the line standard. On the WR-3 frequency band (220-330 GHz), we assume that two effects are combined with a wrong positioning of −5 μm of the probe tip on the pad of the line standard combined with a deformation of the probe-tip of 3 μm for the through standard. Finally, on the WR-2 frequency band (330-500 GHz) a probe deformation of dx = 6 μm is considered. Fig. 16 shows the magnitude of the S-parameters and capacitance for the transistor open. We can recognize some discontinuities at the band edges in both magnitude and phase. In that example, the maximum jump in magnitude is 0.25 dB in S 11 and about 0.4 dB in S 12 which is lower than in the experimental data. In the same example, the maximum capacitance jump is about 0.5 fF, which is about the same order of magnitude compared to the measurement (see Fig. 5 for measured data). The larger discontinuities in the magnitude of the measurement can also be attributed to issues related to contact quality on aluminum pads which is a major challenge for high-quality measurement as already analyzed in [15] .
IV. CONCLUSION
A BiCMOS technology has been characterized up to 500 GHz. The on-wafer TRL calibration procedure has been verified first through EM simulation, and second by comparing EM simulation with measurement results. The methodology is then applied to the SiGe-HBT over the full frequency range in a large bias range. Starting from these measurements, an analysis of the origin of discontinuities from frequency band to frequency band is performed. Three different sources have been investigated, and their impact is quantified: 1) planarity; 2) incorrect horizontal probe positioning; and 3) probe deformation. We have shown that a combination of both errors can explain partly the discontinuities between the frequency bands. Future work will be dedicated to investigation of substrate coupling, optimizing the design of the test structures and probe contact quality. The latter may also have an impact on discontinuities between different frequency bands, in particular for the magnitude. Finally, the VNA precision and contact repeatability have not been investigated here but they must be considered when evaluating the global quality of a measurement. 
